[PATCH] D149710: [RISCV] Add sifive-x280 processor with all of its extensions

Philip Reames via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue May 2 18:10:37 PDT 2023

Previous message: [PATCH] D149710: [RISCV] Add sifive-x280 processor with all of its extensions
Next message: [PATCH] D149710: [RISCV] Add sifive-x280 processor with all of its extensions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

reames accepted this revision.
reames added a comment.
This revision is now accepted and ready to land.

Mechanically, this looks fine.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D149710/new/

https://reviews.llvm.org/D149710

Previous message: [PATCH] D149710: [RISCV] Add sifive-x280 processor with all of its extensions
Next message: [PATCH] D149710: [RISCV] Add sifive-x280 processor with all of its extensions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list