[PATCH] D146311: [AArch64] Add asm aliases for MOV, LDR, STR with predicate-as-counter

Sander de Smalen via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Mar 20 04:50:52 PDT 2023


sdesmalen added inline comments.


================
Comment at: llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td:3843
 defm WHILELS_CXX  : sve2p1_int_while_rr_pn<"whilels", 0b111>;
+
+def : InstAlias<"ldr $Pt, [$Rn, $imm9, mul vl]",
----------------
nit: Could you add a comment here saying that these are aliases for existing (SVE) instructions for which predicate-as-counter can be accepted as an operand to the instruction?


================
Comment at: llvm/test/MC/AArch64/SVE/ldr_alias.s:1
+// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve2p1 < %s \
+// RUN:        | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
----------------
Is it worth combining these tests into a single `predicate-as-counter-aliases.s` test?


================
Comment at: llvm/test/MC/AArch64/SVE/orr.s:156
 
-
 // --------------------------------------------------------------------------//
----------------
nit: unrelated whitespace change?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D146311/new/

https://reviews.llvm.org/D146311



More information about the llvm-commits mailing list