[PATCH] D145155: [RISCV] Enable interleaved access vectorization

Luke Lau via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Mar 15 07:41:41 PDT 2023


luke updated this revision to Diff 505485.
luke added a comment.

Fix outdated comment


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D145155/new/

https://reviews.llvm.org/D145155

Files:
  llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp
  llvm/lib/Target/RISCV/RISCVTargetTransformInfo.h
  llvm/test/Transforms/LoopVectorize/RISCV/interleaved-accesses.ll
  llvm/test/Transforms/LoopVectorize/RISCV/interleaved-cost.ll
  llvm/test/Transforms/LoopVectorize/RISCV/zvl32b.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D145155.505485.patch
Type: text/x-patch
Size: 30764 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20230315/dab462e0/attachment-0001.bin>


More information about the llvm-commits mailing list