[PATCH] D126700: [MachineScheduler] Order more stores by ascending address

[Allen zhong via Phabricator via llvm-commits]

Allen updated this revision to Diff 433617.
Allen retitled this revision from " [AArch64][NFC] Refactor order STP by ascending address" to "[MachineScheduler] Order more stores by ascending address".
Allen edited the summary of this revision.

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D126700/new/

https://reviews.llvm.org/D126700

Files:
  llvm/lib/Target/AArch64/AArch64InstrInfo.cpp
  llvm/lib/Target/AArch64/AArch64InstrInfo.h
  llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
  llvm/lib/Target/AArch64/AArch64MachineScheduler.cpp
  llvm/test/CodeGen/AArch64/aarch64-mops.ll
  llvm/test/CodeGen/AArch64/argument-blocks-array-of-struct.ll
  llvm/test/CodeGen/AArch64/fptosi-sat-vector.ll
  llvm/test/CodeGen/AArch64/fptoui-sat-vector.ll
  llvm/test/CodeGen/AArch64/no-quad-ldp-stp.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D126700.433617.patch
Type: text/x-patch
Size: 14321 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20220602/145342f2/attachment.bin>