[PATCH] D90029: [ARM][SchedModels] Convert IsLdstsoMinusRegPred to MCSchedPredicate

Andrea Di Biagio via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Oct 23 07:22:32 PDT 2020


andreadb added a comment.

The new predicate looks good to me.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D90029/new/

https://reviews.llvm.org/D90029



More information about the llvm-commits mailing list