[PATCH] D89460: [ARM][SchedModels] Convert IsCPSRDefinedPred to MCSchedPredicate

[Eugene Leviant via Phabricator via llvm-commits]

evgeny777 updated this revision to Diff 299015.
evgeny777 added a comment.

Addressed.
@dmgreen There is no predicate for basic (w/o shift) moves in A57 model, that's why mvneq is not touched.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D89460/new/

https://reviews.llvm.org/D89460

Files:
  llvm/lib/Target/ARM/ARMSchedule.td
  llvm/lib/Target/ARM/ARMScheduleA57.td
  llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.cpp
  llvm/lib/Target/ARM/MCTargetDesc/ARMMCTargetDesc.h
  llvm/test/tools/llvm-mca/ARM/cortex-a57-basic-instructions.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D89460.299015.patch
Type: text/x-patch
Size: 7572 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20201019/b1c09c10/attachment.bin>