[PATCH] D88676: [PPC][AIX] Add vector callee saved registers for AIX extended vector ABI

Xiangling Liao via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Oct 7 06:05:33 PDT 2020


Xiangling_L added inline comments.


================
Comment at: llvm/test/CodeGen/PowerPC/aix-csr-vector.ll:2
+; RUN: llc -mtriple=powerpc-unknown-aix-xcoff -verify-machineinstrs \
+; RUN: -mcpu=pwr7 -mattr=+altivec -stop-after=prologepilog < %s | \
+; RUN: FileCheck --check-prefix=MIR32 %s
----------------
ZarkoCA wrote:
> Xiangling_L wrote:
> > sfertile wrote:
> > > Minor nit: align this with the first argument in the preceeding line.
> > The ABI mentioned AIX5.3 is the first AIX release to enable vector programming, and there are arch like pwr4 is not compatible with altivec. Since this is our first altivec patch, it looks it's the right place to add `report_fatal_error` for arch level which doesn't support altivec.
> While I think that's a good suggestion, none of the other PPC targets do anything similar.  If you choose an arch that doesn't support altivec while selecting a CPU that doesn't support it they quietly don't generate the altivec instructions.  
> 
> Also, as things are, we do have a report fatal error when ever someone tries using vector types in the front end and in the back end.  
I see. The only reason why I raise it up is because XL gives an error when using altivec with unsupported arch.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D88676/new/

https://reviews.llvm.org/D88676



More information about the llvm-commits mailing list