[PATCH] D87796: [SVE][WIP] Lower fixed length VECREDUCE_ADD to Scalable

[Cameron McInally via Phabricator via llvm-commits]

cameron.mcinally updated this revision to Diff 293465.
cameron.mcinally marked 5 inline comments as done.
cameron.mcinally added a comment.

A few other cleanliness opportunities popped up during the refactor. How about something like this?


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D87796/new/

https://reviews.llvm.org/D87796

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/lib/Target/AArch64/AArch64ISelLowering.h
  llvm/test/CodeGen/AArch64/sve-fixed-length-int-reduce.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D87796.293465.patch
Type: text/x-patch
Size: 16848 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200922/725317b1/attachment.bin>