[PATCH] D87310: [IRSim] Adding support for isomorphic predicates

[Andrew Litteken via Phabricator via llvm-commits]

AndrewLitteken created this revision.
AndrewLitteken added a reviewer: paquette.
Herald added subscribers: llvm-commits, hiraditya.
Herald added a project: LLVM.
AndrewLitteken requested review of this revision.

Some predicates, can be considered the same as long as the operands are flipped.  For example, a > b gives the same result as b > a.  This maps instructions in a greater than form, to their appropriate less than form, swapping the operands in the IRInstructionData only, allowing for more flexible matching.

Tests:

- llvm/test/Transforms/IROutliner/outlining-isomorphic-predicates.ll
- llvm/unittests/Analysis/IRSimilarityIdentifierTest.cpp


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D87310

Files:
  llvm/include/llvm/Analysis/IRSimilarityIdentifier.h
  llvm/lib/Analysis/IRSimilarityIdentifier.cpp
  llvm/test/Transforms/IROutliner/outlining-isomorphic-predicates.ll
  llvm/unittests/Analysis/IRSimilarityIdentifierTest.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D87310.290544.patch
Type: text/x-patch
Size: 18099 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200908/cbda47ee/attachment.bin>