[PATCH] D86516: GlobalISel: Add combines for extend operations

Volkan Keles via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Aug 31 13:18:47 PDT 2020


volkan updated this revision to Diff 289015.
volkan added a comment.

- Use `setInstrAndDebugLoc `.
- Use `replaceRegWith ` to replace registers.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D86516/new/

https://reviews.llvm.org/D86516

Files:
  llvm/include/llvm/CodeGen/GlobalISel/CombinerHelper.h
  llvm/include/llvm/Target/GlobalISel/Combine.td
  llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp
  llvm/test/CodeGen/AArch64/GlobalISel/combine-ext.mir
  llvm/test/CodeGen/AArch64/GlobalISel/prelegalizercombiner-extending-loads-s1.mir
  llvm/test/CodeGen/AMDGPU/GlobalISel/combine-amdgpu-cvt-f32-ubyte.mir
  llvm/test/CodeGen/AMDGPU/GlobalISel/combine-shl-from-extend-narrow.prelegal.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D86516.289015.patch
Type: text/x-patch
Size: 17180 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200831/40b12fc0/attachment.bin>


More information about the llvm-commits mailing list