[PATCH] D86824: [GlobalISel] Enable usage of BranchProbabilityInfo in IRTranslator

[Amara Emerson via Phabricator via llvm-commits]

aemerson created this revision.
aemerson added reviewers: paquette, arsenm, aditya_nandakumar, dsanders.
aemerson added a project: LLVM.
Herald added subscribers: danielkiss, kerbowa, luismarques, apazos, sameer.abuasal, pzheng, s.egerton, lenary, Jim, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, atanasyan, edward-jones, zzheng, jrtc27, niosHD, sabuasal, simoncook, johnrusso, rbar, asb, hiraditya, rovka, nhaehnle, jvesely, sdardis.
aemerson requested review of this revision.
Herald added subscribers: MaskRay, wdng.

We weren't using this before, so none of the MachineFunction CFG edges had the branch probability information added. As a result, block placement later in the pipeline was flying blind.

This is enabled only with optimizations enabled like SelectionDAG.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D86824

Files:
  llvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h
  llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
  llvm/lib/Target/AArch64/AArch64TargetMachine.cpp
  llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp
  llvm/lib/Target/ARM/ARMTargetMachine.cpp
  llvm/lib/Target/Mips/MipsTargetMachine.cpp
  llvm/lib/Target/RISCV/RISCVTargetMachine.cpp
  llvm/lib/Target/X86/X86TargetMachine.cpp
  llvm/test/CodeGen/AArch64/GlobalISel/irtranslator-condbr-lower-tree.ll
  llvm/test/CodeGen/AArch64/GlobalISel/irtranslator-switch-bittest.ll
  llvm/test/CodeGen/AArch64/GlobalISel/swifterror.ll
  llvm/test/CodeGen/AMDGPU/GlobalISel/divergent-control-flow.ll
  llvm/test/CodeGen/X86/GlobalISel/phi.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D86824.288730.patch
Type: text/x-patch
Size: 15790 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200828/8fcfecb5/attachment.bin>