[PATCH] D86259: [AMDGPU] Correct DWARF register defintions

Tony Tye via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Aug 19 18:15:06 PDT 2020


t-tye created this revision.
t-tye added a reviewer: scott.linder.
Herald added subscribers: llvm-commits, kerbowa, tpr, dstuttard, aprantl, yaxunl, nhaehnle, jvesely, kzhuravl.
Herald added a project: LLVM.
t-tye requested review of this revision.
Herald added a subscriber: wdng.

- Rename AMDGPU SCC DWARF register to STATUS since the scalar condition code is a bit within the STATUS register.

- Correct bit size of the VCC_64 register to 64 which is the size in wave64 mode.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D86259

Files:
  llvm/docs/AMDGPUUsage.rst


Index: llvm/docs/AMDGPUUsage.rst
===================================================================
--- llvm/docs/AMDGPUUsage.rst
+++ llvm/docs/AMDGPUUsage.rst
@@ -1237,7 +1237,7 @@
                                              Registers.
    96-127         *Reserved*                 *Reserved for frequently accessed
                                              registers using DWARF 1-byte ULEB.*
-   128            SCC               32       Scalar Condition Code Register.
+   128            STATUS            32       Status Register.
    129-511        *Reserved*                 *Reserved for future Scalar
                                              Architectural Registers.*
    512            VCC_32            32       Vector Condition Code Register
@@ -1246,7 +1246,7 @@
    513-1023       *Reserved*                 *Reserved for future Vector
                                              Architectural Registers when
                                              executing in wavefront 32 mode.*
-   768            VCC_64            32       Vector Condition Code Register
+   768            VCC_64            64       Vector Condition Code Register
                                              when executing in wavefront 64
                                              mode.
    769-1023       *Reserved*                 *Reserved for future Vector


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D86259.286698.patch
Type: text/x-patch
Size: 1373 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200820/7446b85f/attachment.bin>


More information about the llvm-commits mailing list