[PATCH] D84833: Implement indirect branch generation in position independent code for the RISC-V target

Sam Elliott via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Aug 17 05:09:52 PDT 2020


This revision was automatically updated to reflect the committed changes.
Closed by commit rG5f9ecc5d857f: [RISCV] Indirect branch generation in position independent code (authored by lenary).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D84833/new/

https://reviews.llvm.org/D84833

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/test/CodeGen/RISCV/branch-relaxation.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D84833.285970.patch
Type: text/x-patch
Size: 4567 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200817/6b0b1376/attachment.bin>


More information about the llvm-commits mailing list