[PATCH] D85909: [SVE][CodeGen] Fix scalable vector issues in DAGTypeLegalizer::GenWidenVectorLoads

David Sherwood via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Aug 14 01:17:30 PDT 2020


david-arm updated this revision to Diff 285575.
david-arm edited the summary of this revision.
david-arm added a comment.

- Removed 'else' from end of FindMemType.
- Added fatal errors in TargetLowering::scalarizeVectorLoad and TargetLowering::scalarizeVectorStores if the type is a scalable vector.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D85909/new/

https://reviews.llvm.org/D85909

Files:
  llvm/include/llvm/Support/TypeSize.h
  llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp
  llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
  llvm/test/CodeGen/AArch64/sve-ld1-addressing-mode-reg-imm.ll
  llvm/test/CodeGen/AArch64/sve-split-load.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D85909.285575.patch
Type: text/x-patch
Size: 11566 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200814/ab322ed4/attachment.bin>


More information about the llvm-commits mailing list