[PATCH] D85767: [AMDGPU] Spill register and offset register cannot be same

[Mahesha S via Phabricator via llvm-commits]

hsmhsm updated this revision to Diff 285306.
hsmhsm added a comment.
Herald added a subscriber: qcolombet.

Added LLVM lit test


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D85767/new/

https://reviews.llvm.org/D85767

Files:
  llvm/lib/Target/AMDGPU/SIFrameLowering.cpp
  llvm/test/CodeGen/AMDGPU/frame-pointer-spill.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D85767.285306.patch
Type: text/x-patch
Size: 197773 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200813/dcf4151e/attachment-0001.bin>