[PATCH] D77804: [DAG] Enable ISD::SHL/SRL SimplifyMultipleUseDemandedBits handling (WIP)

Simon Pilgrim via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Aug 2 10:22:39 PDT 2020

Previous message: [PATCH] D77804: [DAG] Enable ISD::SHL/SRL SimplifyMultipleUseDemandedBits handling (WIP)
Next message: [PATCH] D85067: [RISCV] Add mucounteren CSR
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

RKSimon planned changes to this revision.
RKSimon added a comment.

still looking at the remaining regressions


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D77804/new/

https://reviews.llvm.org/D77804

Previous message: [PATCH] D77804: [DAG] Enable ISD::SHL/SRL SimplifyMultipleUseDemandedBits handling (WIP)
Next message: [PATCH] D85067: [RISCV] Add mucounteren CSR
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list