[PATCH] D83654: [PowerPC] Support constrained vector fp/int conversion

[Qiu Chaofan via Phabricator via llvm-commits]

qiucf updated this revision to Diff 279434.
qiucf marked 3 inline comments as done.
qiucf added a comment.

Add handling for `v4i16` and tests


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D83654/new/

https://reviews.llvm.org/D83654

Files:
  llvm/lib/Target/PowerPC/PPCISelLowering.cpp
  llvm/lib/Target/PowerPC/PPCISelLowering.h
  llvm/lib/Target/PowerPC/PPCInstrVSX.td
  llvm/test/CodeGen/PowerPC/vector-constrained-fp-intrinsics.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D83654.279434.patch
Type: text/x-patch
Size: 161735 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200721/4dc67a16/attachment-0001.bin>