[PATCH] D82502: [PowerPC][Power10] Implement Load VSX Vector and Sign Extend and Zero Extend

Albion Fung via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jul 13 06:57:40 PDT 2020


Conanap updated this revision to Diff 277415.
Conanap marked 2 inline comments as done.
Conanap added a comment.

Removed unecessary comments and unintended changes.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D82502/new/

https://reviews.llvm.org/D82502

Files:
  clang/lib/Headers/altivec.h
  clang/test/CodeGen/builtins-ppc-p10vector.c
  llvm/lib/Target/PowerPC/PPCISelLowering.cpp
  llvm/lib/Target/PowerPC/PPCISelLowering.h
  llvm/lib/Target/PowerPC/PPCInstrPrefix.td
  llvm/test/MC/Disassembler/PowerPC/ppc64-encoding-ISA31.txt
  llvm/test/MC/PowerPC/ppc64-encoding-ISA31.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D82502.277415.patch
Type: text/x-patch
Size: 10218 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200713/a1f10231/attachment.bin>


More information about the llvm-commits mailing list