[PATCH] D82239: RISC-V machine attribute to disable floating-point division and square root instructions in codegen

Bandhav Veluri via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Jun 30 16:51:04 PDT 2020

Previous message: [PATCH] D82925: [NewPM][LSR] Rename strength-reduce -> loop-reduce
Next message: [PATCH] D82239: RISC-V machine attribute to disable floating-point division and square root instructions in codegen
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

vb000 added a comment.

Hi,

Just a gentle reminder, if anyone's interested in reviewing this...


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D82239/new/

https://reviews.llvm.org/D82239

Previous message: [PATCH] D82925: [NewPM][LSR] Rename strength-reduce -> loop-reduce
Next message: [PATCH] D82239: RISC-V machine attribute to disable floating-point division and square root instructions in codegen
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list