[PATCH] D80935: [PowerPC][Power10] Implement Parallel Bits Deposit/Extract Builtins in LLVM/Clang

Amy Kwan via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Jun 18 11:27:08 PDT 2020


amyk marked an inline comment as done.
amyk added inline comments.


================
Comment at: llvm/lib/Target/PowerPC/PPCScheduleP9.td:47
+  let UnsupportedFeatures = [HasQPX, HasSPE, PrefixInstrs, PCRelativeMemops,
+                             IsISA3_1];
 
----------------
lei wrote:
> Are `PrefixInstrs` and `PCRelativeMemops` not part of `IsISA3_1`?
Currently they are not. I believe those will need to be updated in the future to be apart of `IsISA3_1`.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D80935/new/

https://reviews.llvm.org/D80935





More information about the llvm-commits mailing list