[PATCH] D78431: [ELF][PPC64] Don't perform toc-indirect to toc-relative relaxation for R_PPC64_TOC16_HA not followed by R_PPC64_TOC16_LO_DS

Fangrui Song via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Apr 28 12:24:14 PDT 2020


This revision was automatically updated to reflect the committed changes.
Closed by commit rG03ffe5860549: [ELF][PPC64] Don't perform toc-indirect to toc-relative relaxation for… (authored by MaskRay).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D78431/new/

https://reviews.llvm.org/D78431

Files:
  lld/ELF/InputSection.cpp
  lld/test/ELF/ppc64-toc-relax2.s


Index: lld/test/ELF/ppc64-toc-relax2.s
===================================================================
--- /dev/null
+++ lld/test/ELF/ppc64-toc-relax2.s
@@ -0,0 +1,34 @@
+# REQUIRES: ppc
+# RUN: llvm-mc -filetype=obj -triple=powerpc64le %s -o %t.o
+# RUN: ld.lld %t.o -o %t
+# RUN: llvm-objdump -d %t | FileCheck %s
+
+# CHECK-LABEL: <_start>:
+.globl _start
+_start:
+## Perform toc-indirect to toc-relative relaxation even if there are unrelated instructions in between.
+# CHECK-NEXT:   addis 3, 2, -1
+# CHECK-NEXT:   li 9, 0
+# CHECK-NEXT:   addi 3, 3, -32768
+# CHECK-NEXT:   lwa 3, 0(3)
+# CHECK-NEXT:   li 9, 0
+  addis 3, 2, .LC0 at toc@ha  # R_PPC64_TOC16_HA
+  li    9, 0
+  ld    3, .LC0 at toc@l(3)   # R_PPC64_TOC16_LO_DS
+  lwa   3, 0(3)
+  li    9, 0
+
+## The R_PPC64_TOC16_HA is not followed by an R_PPC64_TOC16_LO_DS.
+## Don't perform toc-indirect to toc-relative relaxation.
+# CHECK-NEXT:   nop
+# CHECK-NEXT:   addi 3, 2, -32768
+# CHECK-NEXT:   blr
+  addis 3, 2, .LC0 at toc@ha  # R_PPC64_TOC16_HA
+  addi  3, 3, .LC0 at toc@l   # R_PPC64_TOC16_LO
+  blr
+
+AES_encrypt:
+
+.section .toc,"aw", at progbits
+.LC0:
+  .tc AES_encrypt[TC], AES_encrypt
Index: lld/ELF/InputSection.cpp
===================================================================
--- lld/ELF/InputSection.cpp
+++ lld/ELF/InputSection.cpp
@@ -949,7 +949,8 @@
   assert(flags & SHF_ALLOC);
   const unsigned bits = config->wordsize * 8;
 
-  for (const Relocation &rel : relocations) {
+  for (size_t i = 0, e = relocations.size(); i != e; ++i) {
+    const Relocation &rel = relocations[i];
     if (rel.expr == R_NONE)
       continue;
     uint64_t offset = rel.offset;
@@ -969,10 +970,16 @@
     case R_RELAX_GOT_PC_NOPIC:
       target->relaxGot(bufLoc, rel, targetVA);
       break;
-    case R_PPC64_RELAX_TOC:
-      if (!tryRelaxPPC64TocIndirection(rel, bufLoc))
+    case R_PPC64_RELAX_TOC: {
+      // For R_PPC64_TOC16_HA, if it is not paired with an R_PPC64_TOC16_LO_DS,
+      // don't relax.
+      bool relax =
+          rel.type == R_PPC64_TOC16_LO_DS ||
+          (i + 1 != e && relocations[i + 1].type == R_PPC64_TOC16_LO_DS);
+      if (!relax || !tryRelaxPPC64TocIndirection(rel, bufLoc))
         target->relocate(bufLoc, rel, targetVA);
       break;
+    }
     case R_RELAX_TLS_IE_TO_LE:
       target->relaxTlsIeToLe(bufLoc, rel, targetVA);
       break;


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D78431.260726.patch
Type: text/x-patch
Size: 2364 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200428/6665dca6/attachment-0001.bin>


More information about the llvm-commits mailing list