[PATCH] D77065: [ARM][MVE] Add VHADD and VHSUB patterns

[Sam Parker via Phabricator via llvm-commits]

samparker created this revision.
samparker added reviewers: dmgreen, simon_tatham, olista01, SjoerdMeijer.
Herald added subscribers: danielkiss, hiraditya, kristof.beyls.
Herald added a project: LLVM.

Add patterns, for two vector operands, that use a normal add node along with an arm vshr imm node.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D77065

Files:
  llvm/lib/Target/ARM/ARMInstrMVE.td
  llvm/test/CodeGen/Thumb2/mve-halving.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D77065.253605.patch
Type: text/x-patch
Size: 8304 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200330/14dc0711/attachment-0001.bin>