[PATCH] D76068: [ARM][MachineOutliner] Add NoLRSave and Register modes.

Jessica Paquette via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Mar 13 13:29:44 PDT 2020

Previous message: [PATCH] D76068: [ARM][MachineOutliner] Add NoLRSave and Register modes.
Next message: [PATCH] D76070: [AMDGPU] Add ISD::FSHR -> ALIGNBIT support
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

paquette added a comment.

I think that it would be good to split this up into two separate patches: one for the NoLRSave case, and one for the Register case.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D76068/new/

https://reviews.llvm.org/D76068

Previous message: [PATCH] D76068: [ARM][MachineOutliner] Add NoLRSave and Register modes.
Next message: [PATCH] D76070: [AMDGPU] Add ISD::FSHR -> ALIGNBIT support
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list