[PATCH] D75344: [PowerPC] Exploit VSX neg, abs and nabs instruction for f32

Qiu Chaofan via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Feb 28 05:00:41 PST 2020


qiucf marked an inline comment as done.
qiucf added inline comments.
Herald added a subscriber: wuzish.


================
Comment at: llvm/test/CodeGen/PowerPC/fma.ll:130
+; CHECK-VSX: fmsubs
+; CHECK-VSX: xsnegdp
 ; CHECK-VSX-NEXT: blr
----------------
I know here looks like a regression. But I'm drafting another patch to disable `nmsub` instruction when no `nsz` flag set. So the pattern will be removed from td file and we can get `xsnmsubadp` naturally.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D75344/new/

https://reviews.llvm.org/D75344





More information about the llvm-commits mailing list