[PATCH] D74625: [MIPS GlobalISel] Legalize non-power-of-2 and unaligned load and store

[Petar Avramovic via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rG5e32e7981b3a: [MIPS GlobalISel] Legalize non-power-of-2 and unaligned load and store (authored by Petar.Avramovic).

Changed prior to commit:
  https://reviews.llvm.org/D74625?vs=244686&id=245364#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D74625/new/

https://reviews.llvm.org/D74625

Files:
  llvm/lib/Target/Mips/MipsLegalizerInfo.cpp
  llvm/lib/Target/Mips/MipsPreLegalizerCombiner.cpp
  llvm/test/CodeGen/Mips/GlobalISel/legalizer/load_split_because_of_memsize_or_align
  llvm/test/CodeGen/Mips/GlobalISel/legalizer/store_split_because_of_memsize_or_align.mir
  llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/load_split_because_of_memsize_or_align.ll
  llvm/test/CodeGen/Mips/GlobalISel/llvm-ir/store_split_because_of_memsize_or_align.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D74625.245364.patch
Type: text/x-patch
Size: 142844 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200219/4ee42c7d/attachment.bin>