[PATCH] D52447: [Tablegen/RFC] Introduce Mask to limit generation of inferred register classes

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Feb 13 16:48:56 PST 2020


arsenm added inline comments.
Herald added a project: LLVM.


================
Comment at: include/llvm/Target/Target.td:286
+  //   def SRegshigh : MyClass<16, [i16], (shl SRegs, 5)>
+  // The main register file SReg is paritioned through additional constraints
+  // classes available with theSRegslow/high classes.
----------------
Typo paritioned


Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D52447/new/

https://reviews.llvm.org/D52447





More information about the llvm-commits mailing list