[PATCH] D74261: [AMDGPU][GlobalISel] Refactor selectDS1Addr1Offset/selectDS64Bit4ByteAligned

Austin Kerbow via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Feb 11 17:05:24 PST 2020


This revision was automatically updated to reflect the committed changes.
Closed by commit rG3a312c3ee5f9: [AMDGPU][GlobalISel] Refactor selectDS1Addr1Offset/selectDS64Bit4ByteAligned (authored by kerbowa).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D74261/new/

https://reviews.llvm.org/D74261

Files:
  llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
  llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h
  llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.atomic.dec.ll
  llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.atomic.inc.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D74261.244036.patch
Type: text/x-patch
Size: 10897 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200212/ac1b48b2/attachment.bin>


More information about the llvm-commits mailing list