[PATCH] D73178: [RISCV] Implement jump pseudo-instruction

Luís Marques via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Jan 31 14:35:16 PST 2020


This revision was automatically updated to reflect the committed changes.
Closed by commit rG24cba3312f6c: [RISCV] Implement jump pseudo-instruction (authored by luismarques).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D73178/new/

https://reviews.llvm.org/D73178

Files:
  llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
  llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCCodeEmitter.cpp
  llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/test/MC/RISCV/pseudo-jump-invalid.s
  llvm/test/MC/RISCV/pseudo-jump.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D73178.241817.patch
Type: text/x-patch
Size: 8188 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200131/cc0c45d0/attachment.bin>


More information about the llvm-commits mailing list