[PATCH] D73066: [RISCV] Don't always execute SC for min/max masked AMOs

James Clarke via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jan 20 13:22:56 PST 2020

Previous message: [PATCH] D73066: [RISCV] Don't always execute SC for min/max masked AMOs
Next message: [PATCH] D68685: [RISCV] Scheduler description for Rocket Core
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

jrtc27 abandoned this revision.
jrtc27 added a comment.

Never mind, I see why this is done, we need to respect the ordering, so skipping the SC misses the release.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D73066/new/

https://reviews.llvm.org/D73066

Previous message: [PATCH] D73066: [RISCV] Don't always execute SC for min/max masked AMOs
Next message: [PATCH] D68685: [RISCV] Scheduler description for Rocket Core
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list