[PATCH] D72471: [RISCV] Check register class for AMO memory operands

[James Clarke via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rG0113cf193f06: [RISCV] Check register class for AMO memory operands (authored by jrtc27).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D72471/new/

https://reviews.llvm.org/D72471

Files:
  llvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
  llvm/lib/Target/RISCV/RISCVInstrInfoA.td
  llvm/test/MC/RISCV/rva-aliases-invalid.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D72471.237564.patch
Type: text/x-patch
Size: 7636 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200113/6b310f51/attachment-0001.bin>