[PATCH] D72430: AMDGPU/GlobalISel: Select llvm.amdcn.raw.buffer.load

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Jan 8 19:10:55 PST 2020


arsenm created this revision.
arsenm added reviewers: nhaehnle, kerbowa, tpr, dstuttard.
Herald added subscribers: herhut, Petar.Avramovic, hiraditya, t-tye, rovka, yaxunl, wdng, jvesely, kzhuravl.
Herald added a project: LLVM.
arsenm added parent revisions: D72407: TableGen/GlobalISel: Add way for SDNodeXForm to work on timm, D72424: TableGen/GlobalISel: Fix pattern matching of immarg literals.

Use intermediate instructions, unlike with buffer stores. This is
necessary because of the need to have an internal way to distinguish
between signed and unsigned extloads. This introduces some duplication
and near duplication with the buffer store selection path. The store
handling should maybe be moved into legalization to match and
eliminate the duplication.


https://reviews.llvm.org/D72430

Files:
  llvm/lib/Target/AMDGPU/AMDGPUGISel.td
  llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
  llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h
  llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
  llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h
  llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp
  llvm/lib/Target/AMDGPU/BUFInstructions.td
  llvm/lib/Target/AMDGPU/SIInstructions.td
  llvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.raw.buffer.load.ll
  llvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-amdgcn.raw.buffer.load.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D72430.236953.patch
Type: text/x-patch
Size: 84304 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200109/013de8f2/attachment.bin>


More information about the llvm-commits mailing list