[PATCH] D71568: [InstCombine] `select + mul` -> `select + shl` with power of twos.

[Danila Kutenin via Phabricator via llvm-commits]

danlark updated this revision to Diff 236172.
danlark added a comment.

Replace finally everything with asserts


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D71568/new/

https://reviews.llvm.org/D71568

Files:
  llvm/lib/Transforms/InstCombine/InstCombineMulDivRem.cpp
  llvm/test/Transforms/InstCombine/mul.ll
  llvm/test/Transforms/InstCombine/udiv_select_to_select_shift.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D71568.236172.patch
Type: text/x-patch
Size: 16981 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20200104/512e8e03/attachment.bin>