[PATCH] D70881: [X86] Model MXCSR for all AVX512 instructions

[Craig Topper via Phabricator via llvm-commits]

craig.topper added a comment.

In D70881#1766203 <https://reviews.llvm.org/D70881#1766203>, @pengfei wrote:

> In D70881#1765349 <https://reviews.llvm.org/D70881#1765349>, @craig.topper wrote:
>
> > I think SAE instructions and embedded rounding instructions still read the DAZ and FTZ bits from MXCSR
>
>
> I think so, but currently we don't model DAZ and FTZ, right?


The comment in X86RegisterInfo.td says that, but where was that discussed?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D70881/new/

https://reviews.llvm.org/D70881