[PATCH] D70666: [WIP][RISCV] Machine Operand Flag Serialization

Sam Elliott via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Nov 26 02:44:21 PST 2019


lenary updated this revision to Diff 231031.
lenary marked 4 inline comments as done.
lenary added a comment.

- Increase Testcase Coverage


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D70666/new/

https://reviews.llvm.org/D70666

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
  llvm/lib/Target/RISCV/RISCVInstrInfo.h
  llvm/lib/Target/RISCV/Utils/RISCVBaseInfo.h
  llvm/test/CodeGen/RISCV/mir-target-flags.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D70666.231031.patch
Type: text/x-patch
Size: 6201 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20191126/2b892638/attachment.bin>


More information about the llvm-commits mailing list