[PATCH] D70124: [RISCV] Use addi rather than add x0

Luís Marques via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Nov 12 08:00:12 PST 2019

Previous message: [PATCH] D70124: [RISCV] Use addi rather than add x0
Next message: [PATCH] D70124: [RISCV] Use addi rather than add x0
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

luismarques accepted this revision.
luismarques added a comment.
This revision is now accepted and ready to land.

LGTM.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D70124/new/

https://reviews.llvm.org/D70124

Previous message: [PATCH] D70124: [RISCV] Use addi rather than add x0
Next message: [PATCH] D70124: [RISCV] Use addi rather than add x0
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list