[PATCH] D69182: [AMDGPU] Fix Vreg_1 PHI lowering in SILowerI1Copies.

Christudasan Devadasan via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sat Oct 26 02:18:49 PDT 2019


This revision was automatically updated to reflect the committed changes.
Closed by commit rGe921ede54068: [AMDGPU] Fix Vreg_1 PHI lowering in SILowerI1Copies. (authored by cdevadas).
Herald added a subscriber: hiraditya.

Changed prior to commit:
  https://reviews.llvm.org/D69182?vs=226058&id=226537#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D69182/new/

https://reviews.llvm.org/D69182

Files:
  llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp
  llvm/test/CodeGen/AMDGPU/i1_copy_phi_with_phi_incoming_value.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D69182.226537.patch
Type: text/x-patch
Size: 14726 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20191026/618cc0cc/attachment.bin>


More information about the llvm-commits mailing list