[PATCH] D68777: [mips] Use less instruction to load zero into FPR by li.s / li.d pseudos

[Simon Atanasyan via Phabricator via llvm-commits]

atanasyan created this revision.
atanasyan added reviewers: Petar.Avramovic, petarj, mbrkusanin, mstojanovic.
Herald added subscribers: jrtc27, hiraditya, arichardson, sdardis.
Herald added a project: LLVM.

If `li.s` or `li.d` loads zero into a FPR, it's not necessary to load zero into `at` GPR register and then move its value into a floating point register. We can use as a source register the `zero / $0` one.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D68777

Files:
  llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp
  llvm/test/MC/Mips/macro-li.d.s
  llvm/test/MC/Mips/macro-li.s.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D68777.224301.patch
Type: text/x-patch
Size: 5065 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20191010/9519bc92/attachment.bin>