[PATCH] D68685: [RISCV] Scheduler description for Rocket Core

Michael Collison via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Oct 8 22:26:33 PDT 2019


compilerguy created this revision.
compilerguy added a reviewer: asb.
Herald added subscribers: llvm-commits, pzheng, s.egerton, lenary, Jim, benna, psnobl, jocewei, PkmX, jfb, rkruppe, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, MaskRay, jrtc27, shiva0217, kito-cheng, niosHD, sabuasal, apazos, simoncook, johnrusso, rbar, hiraditya.
Herald added a project: LLVM.

[RISCV] Pipeline scheduler model for RISCV Rocket micro-architecture using the MIScheduler interface. Support for 32 and 64-bit Rocket cores is implemented.


Repository:
  rL LLVM

https://reviews.llvm.org/D68685

Files:
  llvm/lib/Target/RISCV/RISCV.td
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/lib/Target/RISCV/RISCVInstrInfoA.td
  llvm/lib/Target/RISCV/RISCVInstrInfoC.td
  llvm/lib/Target/RISCV/RISCVInstrInfoD.td
  llvm/lib/Target/RISCV/RISCVInstrInfoF.td
  llvm/lib/Target/RISCV/RISCVInstrInfoM.td
  llvm/lib/Target/RISCV/RISCVSchedRocket32.td
  llvm/lib/Target/RISCV/RISCVSchedRocket64.td
  llvm/lib/Target/RISCV/RISCVSchedule.td

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D68685.223988.patch
Type: text/x-patch
Size: 81356 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20191009/e4dc8445/attachment-0001.bin>


More information about the llvm-commits mailing list