[PATCH] D66210: [RISCV] Enable the machine outliner for RISC-V

[Lewis Revill via Phabricator via llvm-commits]

lewis-revill updated this revision to Diff 223859.
lewis-revill retitled this revision from "[RFC/WIP][RISCV] Enable the machine outliner for RISC-V" to "[RISCV] Enable the machine outliner for RISC-V".
lewis-revill added a comment.

Rebased prior to commit; Will run this through the testsuite once more first.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D66210/new/

https://reviews.llvm.org/D66210

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
  llvm/lib/Target/RISCV/RISCVInstrInfo.h
  llvm/lib/Target/RISCV/RISCVTargetMachine.cpp
  llvm/test/CodeGen/RISCV/machineoutliner.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D66210.223859.patch
Type: text/x-patch
Size: 11934 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20191008/2c0957d9/attachment.bin>