[PATCH] D67046: [RISCV] Add InstrInfo areMemAccessesTriviallyDisjoint hook

Sam Elliott via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Oct 7 08:22:33 PDT 2019

Previous message: [PATCH] D67990: [aarch64] fix generation of fp16 fmls
Next message: [PATCH] D67046: [RISCV] Add InstrInfo areMemAccessesTriviallyDisjoint hook
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

lenary accepted this revision.
lenary added a comment.
This revision is now accepted and ready to land.

I have decided I'm not too worried by the brittle test.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D67046/new/

https://reviews.llvm.org/D67046

Previous message: [PATCH] D67990: [aarch64] fix generation of fp16 fmls
Next message: [PATCH] D67046: [RISCV] Add InstrInfo areMemAccessesTriviallyDisjoint hook
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list