[PATCH] D68247: [X86] Add a DAG combine to shrink vXi64 gather/scatter indices that are constant with sufficient sign bits to fit in vXi32

[Phabricator via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL373408: [X86] Add a DAG combine to shrink vXi64 gather/scatter indices that are… (authored by ctopper, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D68247?vs=222506&id=222724#toc

Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D68247/new/

https://reviews.llvm.org/D68247

Files:
  llvm/trunk/lib/Target/X86/X86ISelLowering.cpp
  llvm/trunk/test/CodeGen/X86/masked_gather_scatter.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D68247.222724.patch
Type: text/x-patch
Size: 18296 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20191001/679d0199/attachment.bin>