[PATCH] D66687: [x86] try to form more bt/test + set out of shift+mask patterns

[Sanjay Patel via Phabricator via llvm-commits]

spatel updated this revision to Diff 217058.
spatel added a comment.

Patch updated:

1. Move the code to DAGCombiner using the hasBitTest() TLI hook.
2. Add a bailout if the shift amount exceeds a potentially narrower bitwidth.
3. Copy tests to Hexagon target and update for diffs.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D66687/new/

https://reviews.llvm.org/D66687

Files:
  llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  llvm/test/CodeGen/Hexagon/tstbit.ll
  llvm/test/CodeGen/X86/test-vs-bittest.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D66687.217058.patch
Type: text/x-patch
Size: 6955 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190825/f2cefc51/attachment.bin>