[PATCH] D65007: [AMDGPU] Autogenerate register sequences in tuples

[Stanislav Mekhanoshin via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rG05d9e6a2a3d2: [AMDGPU] Autogenerate register sequences in tuples (authored by rampitec).
Herald added a subscriber: hiraditya.
Herald added a project: LLVM.

Changed prior to commit:
  https://reviews.llvm.org/D65007?vs=210874&id=210907#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D65007/new/

https://reviews.llvm.org/D65007

Files:
  llvm/lib/Target/AMDGPU/SIRegisterInfo.td

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D65007.210907.patch
Type: text/x-patch
Size: 21507 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190719/e9e89e14/attachment-0001.bin>