[PATCH] D64178: [CodeGen] Define an interface for the new pass manager.

[Charles Zhang via Phabricator via llvm-commits]

czhang created this revision.
Herald added subscribers: llvm-commits, jsji, asbirlea, jfb, atanasyan, jrtc27, javed.absar, kbarton, aheejin, hiraditya, jgravelle-google, sbc100, mgorny, nhaehnle, jvesely, nemanjai, sdardis, mehdi_amini, dschuff, arsenm, qcolombet, MatzeB.
Herald added a project: LLVM.

[NewPM] Port MachineModuleInfo to the new pass manager.

[NewPM] Port MachineCopyPropagation to the new pass manager.

[NewPM] Port ExpandISelPseudos to the new pass manager.

[NewPM] Port MachineDominatorTree analysis to the new PM.

[NewPM] Port the MachineCSE pass to the new PM.

[NewPM] Port the MIR Printing pass to new pass manager.

Allow llc to run passes under the new pass manager one at a time.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D64178

Files:
  llvm/include/llvm/CodeGen/ExpandISelPseudos.h
  llvm/include/llvm/CodeGen/MIRPrintingPass.h
  llvm/include/llvm/CodeGen/MachineCSE.h
  llvm/include/llvm/CodeGen/MachineCopyPropagation.h
  llvm/include/llvm/CodeGen/MachineDominators.h
  llvm/include/llvm/CodeGen/MachineModuleInfo.h
  llvm/include/llvm/CodeGen/MachinePipeliner.h
  llvm/include/llvm/CodeGen/PassManager.h
  llvm/include/llvm/InitializePasses.h
  llvm/include/llvm/Target/TargetMachine.h
  llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp
  llvm/lib/CodeGen/BranchFolding.cpp
  llvm/lib/CodeGen/CMakeLists.txt
  llvm/lib/CodeGen/CodeGen.cpp
  llvm/lib/CodeGen/EarlyIfConversion.cpp
  llvm/lib/CodeGen/ExpandISelPseudos.cpp
  llvm/lib/CodeGen/GCRootLowering.cpp
  llvm/lib/CodeGen/IfConversion.cpp
  llvm/lib/CodeGen/InlineSpiller.cpp
  llvm/lib/CodeGen/LLVMTargetMachine.cpp
  llvm/lib/CodeGen/LazyMachineBlockFrequencyInfo.cpp
  llvm/lib/CodeGen/LiveDebugVariables.cpp
  llvm/lib/CodeGen/LiveIntervals.cpp
  llvm/lib/CodeGen/MIRPrintingPass.cpp
  llvm/lib/CodeGen/MachineBasicBlock.cpp
  llvm/lib/CodeGen/MachineBlockPlacement.cpp
  llvm/lib/CodeGen/MachineCSE.cpp
  llvm/lib/CodeGen/MachineCombiner.cpp
  llvm/lib/CodeGen/MachineCopyPropagation.cpp
  llvm/lib/CodeGen/MachineDominanceFrontier.cpp
  llvm/lib/CodeGen/MachineDominators.cpp
  llvm/lib/CodeGen/MachineFunctionPass.cpp
  llvm/lib/CodeGen/MachineLICM.cpp
  llvm/lib/CodeGen/MachineLoopInfo.cpp
  llvm/lib/CodeGen/MachineModuleInfo.cpp
  llvm/lib/CodeGen/MachineOutliner.cpp
  llvm/lib/CodeGen/MachinePipeliner.cpp
  llvm/lib/CodeGen/MachineRegionInfo.cpp
  llvm/lib/CodeGen/MachineScheduler.cpp
  llvm/lib/CodeGen/MachineSink.cpp
  llvm/lib/CodeGen/PHIElimination.cpp
  llvm/lib/CodeGen/PassManager.cpp
  llvm/lib/CodeGen/PeepholeOptimizer.cpp
  llvm/lib/CodeGen/PostRASchedulerList.cpp
  llvm/lib/CodeGen/PrologEpilogInserter.cpp
  llvm/lib/CodeGen/RegAllocBasic.cpp
  llvm/lib/CodeGen/RegAllocGreedy.cpp
  llvm/lib/CodeGen/RegAllocPBQP.cpp
  llvm/lib/CodeGen/ShrinkWrap.cpp
  llvm/lib/CodeGen/UnreachableBlockElim.cpp
  llvm/lib/CodeGen/XRayInstrumentation.cpp
  llvm/lib/Passes/PassBuilder.cpp
  llvm/lib/Passes/PassRegistry.def
  llvm/lib/Target/AArch64/AArch64CleanupLocalDynamicTLSPass.cpp
  llvm/lib/Target/AArch64/AArch64ConditionOptimizer.cpp
  llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp
  llvm/lib/Target/AMDGPU/AMDGPUMachineFunction.cpp
  llvm/lib/Target/AMDGPU/AMDILCFGStructurizer.cpp
  llvm/lib/Target/AMDGPU/R600OptimizeVectorRegisters.cpp
  llvm/lib/Target/AMDGPU/R600Packetizer.cpp
  llvm/lib/Target/AMDGPU/SIFixSGPRCopies.cpp
  llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp
  llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp
  llvm/lib/Target/ARC/ARCBranchFinalize.cpp
  llvm/lib/Target/ARC/ARCOptAddrMode.cpp
  llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp
  llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp
  llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp
  llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp
  llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp
  llvm/lib/Target/Hexagon/HexagonGenInsert.cpp
  llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp
  llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp
  llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp
  llvm/lib/Target/Hexagon/HexagonRDFOpt.cpp
  llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp
  llvm/lib/Target/Mips/MipsOptimizePICCall.cpp
  llvm/lib/Target/PowerPC/PPCBranchCoalescing.cpp
  llvm/lib/Target/PowerPC/PPCCTRLoops.cpp
  llvm/lib/Target/PowerPC/PPCMIPeephole.cpp
  llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp
  llvm/lib/Target/PowerPC/PPCVSXFMAMutate.cpp
  llvm/lib/Target/SystemZ/SystemZLDCleanup.cpp
  llvm/lib/Target/WebAssembly/WebAssemblyCFGSort.cpp
  llvm/lib/Target/WebAssembly/WebAssemblyCFGStackify.cpp
  llvm/lib/Target/WebAssembly/WebAssemblyExceptionInfo.cpp
  llvm/lib/Target/WebAssembly/WebAssemblyMemIntrinsicResults.cpp
  llvm/lib/Target/WebAssembly/WebAssemblyRegStackify.cpp
  llvm/lib/Target/X86/X86FlagsCopyLowering.cpp
  llvm/lib/Target/X86/X86InsertPrefetch.cpp
  llvm/lib/Target/X86/X86InstrInfo.cpp
  llvm/lib/Target/X86/X86RetpolineThunks.cpp
  llvm/tools/llc/CMakeLists.txt
  llvm/tools/llc/LLVMBuild.txt
  llvm/tools/llc/llc.cpp
  llvm/tools/llvm-exegesis/lib/Assembler.cpp
  llvm/unittests/MI/LiveIntervalTest.cpp
  llvm/unittests/Target/WebAssembly/WebAssemblyExceptionInfoTest.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D64178.207941.patch
Type: text/x-patch
Size: 141505 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190704/82693951/attachment-0001.bin>