[PATCH] D63665: [X86] Add a DAG combine to turn vzmovl+load into vzload if the load isn't volatile. Remove isel patterns for vzmovl+load

[Craig Topper via Phabricator via llvm-commits]

craig.topper updated this revision to Diff 206061.
craig.topper added a comment.

Remove FIXMEs from changed tests.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D63665/new/

https://reviews.llvm.org/D63665

Files:
  llvm/lib/Target/X86/X86ISelLowering.cpp
  llvm/lib/Target/X86/X86InstrAVX512.td
  llvm/lib/Target/X86/X86InstrSSE.td
  llvm/test/CodeGen/X86/vector-zmov.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D63665.206061.patch
Type: text/x-patch
Size: 8491 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190621/410fbdd5/attachment.bin>