[PATCH] D63502: GlobalISel: Remove unsigned variant of SrcOp

[Matt Arsenault via Phabricator via llvm-commits]

arsenm created this revision.
arsenm added reviewers: dsanders, paquette, aemerson, aditya_nandakumar, bogner.
Herald added subscribers: Petar.Avramovic, volkan, atanasyan, javed.absar, kristof.beyls, rovka, nhaehnle, wdng, jvesely, sdardis.
arsenm added a parent revision: D63496: [WIP] CodeGen: Prototype class for registers.

Force using Register.

      

One downside is the generated register enums require explicit
conversion.


https://reviews.llvm.org/D63502

Files:
  include/llvm/CodeGen/CallingConvLower.h
  include/llvm/CodeGen/GlobalISel/CallLowering.h
  include/llvm/CodeGen/GlobalISel/CombinerHelper.h
  include/llvm/CodeGen/GlobalISel/IRTranslator.h
  include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h
  include/llvm/CodeGen/MachineInstrBuilder.h
  include/llvm/CodeGen/SwiftErrorValueTracking.h
  lib/CodeGen/GlobalISel/CallLowering.cpp
  lib/CodeGen/GlobalISel/CombinerHelper.cpp
  lib/CodeGen/GlobalISel/IRTranslator.cpp
  lib/CodeGen/GlobalISel/LegalizerHelper.cpp
  lib/CodeGen/SwiftErrorValueTracking.cpp
  lib/Target/AArch64/AArch64CallLowering.cpp
  lib/Target/AArch64/AArch64InstructionSelector.cpp
  lib/Target/AMDGPU/AMDGPUCallLowering.cpp
  lib/Target/AMDGPU/AMDGPUCallLowering.h
  lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
  lib/Target/ARM/ARMCallLowering.cpp
  lib/Target/ARM/ARMLegalizerInfo.cpp
  lib/Target/Mips/MipsCallLowering.cpp
  lib/Target/Mips/MipsCallLowering.h
  lib/Target/Mips/MipsInstructionSelector.cpp
  lib/Target/Mips/MipsMachineFunction.cpp
  lib/Target/Mips/MipsMachineFunction.h
  lib/Target/X86/X86CallLowering.cpp
  lib/Target/X86/X86RegisterInfo.h
  unittests/CodeGen/GlobalISel/PatternMatchTest.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D63502.205389.patch
Type: text/x-patch
Size: 133437 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190618/ee3ffa5b/attachment-0001.bin>