[PATCH] D63246: [X86][SSE] Prevent misaligned non-temporal vector load/store combines

[Simon Pilgrim via Phabricator via llvm-commits]

RKSimon updated this revision to Diff 205050.
RKSimon added a comment.

cleaned up nt-load if() logic - rebased with nontemporal-3.ll tests


Repository:
  rL LLVM

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D63246/new/

https://reviews.llvm.org/D63246

Files:
  lib/Target/X86/X86ISelLowering.cpp
  test/CodeGen/X86/merge-consecutive-stores-nt.ll
  test/CodeGen/X86/nontemporal-3.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D63246.205050.patch
Type: text/x-patch
Size: 49314 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190617/80bd3017/attachment.bin>