[PATCH] D63373: [X86] Use vmovq for v4i64/v4f64/v8i64/v8f64 vzmovl.

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sat Jun 15 00:22:08 PDT 2019


craig.topper created this revision.
craig.topper added reviewers: RKSimon, spatel.
Herald added a subscriber: hiraditya.
Herald added a project: LLVM.

We already use vmovq for v2i64/v2f64 vzmovl. But we were using a
blend with 0 for v4i64/v4f64 and vmovsd with 0 for v8i64/v8f64.

I think the blend with 0 or scalar movss/d is only needed for
vXi32 where we don't have an instruction that can move 32
bits from one xmm to another while zeroing upper bits.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D63373

Files:
  llvm/lib/Target/X86/X86InstrAVX512.td
  llvm/lib/Target/X86/X86InstrSSE.td
  llvm/test/CodeGen/X86/vec_extract-avx.ll
  llvm/test/CodeGen/X86/vector-extend-inreg.ll
  llvm/test/CodeGen/X86/vector-shuffle-256-v4.ll
  llvm/test/CodeGen/X86/vector-shuffle-512-v8.ll
  llvm/test/CodeGen/X86/vector-shuffle-combining-avx2.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D63373.204902.patch
Type: text/x-patch
Size: 13603 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190615/b3311a5c/attachment.bin>


More information about the llvm-commits mailing list