[PATCH] D62519: AMDGPU: Don't enable all lanes with non-CSR VGPR spills

Stanislav Mekhanoshin via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue May 28 09:14:32 PDT 2019

Previous message: [PATCH] D62519: AMDGPU: Don't enable all lanes with non-CSR VGPR spills
Next message: [PATCH] D62519: AMDGPU: Don't enable all lanes with non-CSR VGPR spills
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

rampitec accepted this revision.
rampitec added a comment.
This revision is now accepted and ready to land.

LGTM, but I still believe it shall be reserved register instead.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D62519/new/

https://reviews.llvm.org/D62519

Previous message: [PATCH] D62519: AMDGPU: Don't enable all lanes with non-CSR VGPR spills
Next message: [PATCH] D62519: AMDGPU: Don't enable all lanes with non-CSR VGPR spills
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list