[PATCH] D60762: [SelectionDAG] Legalize vaargs that require vector splitting

[Luke Lau via Phabricator via llvm-commits]

luke marked an inline comment as done.
luke added inline comments.


================
Comment at: llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp:1860
+  if (DAG.getDataLayout().isBigEndian())
+    std::swap(Lo, Hi);
+
----------------
efriedma wrote:
> This probably doesn't match how the vector will actually be passed on a big-endian target.  Endianness doesn't affect the ordering of the elements of a vector in LLVM.  (See also http://llvm.org/docs/BigEndianNEON.html .)
Ok, so from what I understand then it should be fine to just remove this swap?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D60762/new/

https://reviews.llvm.org/D60762